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ABSTRACT 
 
Josephson junction transistors and 50-junction arrays with linear junction dimensions from 
200 nm down to 70 nm were fabricated from standard Nb/AlOx/Nb trilayers. The 
fabrication process includes electron beam lithography, dry etching, anodization, and 
planarization by chemical-mechanical polishing. The samples were characterized at 
temperatures down to 25 mK. In general, all junctions are of high quality and their I-U 
characteristics show low leakage currents and high superconducting energy gap values of 
∆ ≈ 1.35 meV. The characteristics of the transistors and arrays exhibit some features in the 
subgap area, associated with tunneling of Cooper pairs, quasiparticles and their 
combinations due to the redistribution of the bias voltage between the junctions. Total 
island capacitances of the transistor samples ranged from 1.5 fF to 4 fF, depending on the 
junction sizes. Devices made of junctions with linear dimensions below 100 nm by 100 nm 
demonstrate a remarkable single-electron behavior in both superconducting and normal 
state. We also investigated the area dependence of the junction capacitances for transistor 
and array samples. 
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I.  INTRODUCTION 
 
Superconducting circuits with small tunnel junctions offer the possibility of manipulating 
single Cooper pairs and may be used to construct e.g. quantum current standards1 and 
charge qubits.2 For many devices, the use of a material with a larger superconducting gap 
energy ∆ - compared to the commonly used Al-based devices (∆Al ≈ 0.2 meV) - appears to 
be attractive. With the use of Nb-based junctions (∆Nb ≈ 1.5 meV) it should be possible to 
increase the Josephson coupling energy EJ by almost one order of magnitude for the same 
tunnel resistance (or transparency) of a tunnel barrier. This opens a direct way towards the 
realization of the required relation between EJ and the charging energy EC - namely 
EJ ≈ EC >> kBT, where kBT is the thermal energy - in very small Nb circuits. Owing to the 
fact that both parameters, EJ and EC, are large compared with the thermal energy, such 
circuits are particularly promising for the development of sensitive single Cooper pair 
electrometers3 and charge-phase qubits.4 
Traditionally, single Cooper pair and single electron tunneling (SET) devices are fabricated 
by angle evaporation techniques using suspended masks, defined by high-resolution 
electron beam lithography (EBL). This technique works successfully for soft materials like 
aluminum which is the most widely used metal for the preparation of SET devices. 
Attempts to use this technique for Nb-based devices resulted in a deterioration of the 
superconducting properties of the Nb; the transition temperature Tc, and hence the effective 
gap energy, is reduced to about 1 meV or smaller5,6,7,8, i.e. significantly below the Nb bulk 
value. Furthermore, appreciable leakage currents were observed in the subgap region.8 
Nb/AlOx/Nb junctions with areas as small as 0.002 µm2, good I-U characteristics and a gap 
energy of about 1.25 meV have been achieved by a sloped-edge technique.9 Unfortunately 
only single junctions have been presented so far whereas more complex devices might be 
difficult to fabricate by this method. 
For applications requiring larger junctions with linear dimensions above 1 µm, e.g. 
superconducting digital electronics,10 the junctions are normally prepared from 
Nb/AlOx/Nb trilayers.11 Trilayers are deposited in situ on the whole wafer and patterned by 
etching or anodization techniques. They provide the best I-U characteristics with low 
subgap leakage currents and a high gap energy, approaching the bulk value. So far, only 
few results have been published about SET effects in devices prepared from trilayers.12,13,14 
Early works used standard etching techniques and planarization by chemical-mechanical 
polishing (CMP)12 and spin-on-glass (SOG).13 These devices still suffered from rather high 
capacitances due to large junction areas and showed small gate modulation amplitudes. 
Recently good progress has been achieved by using an ingenious focused ion beam etching 
technique to prepare a single-electron transistor with small junction areas from a 
Nb/AlOx/Nb trilayer.14 This work demonstrates the potential of Nb devices, however this 
fabrication technique, based on the processing of individual junctions one by one, is time-
consuming and practically limited to devices and circuits containing only a small number 
of junctions. For future medium- or large-scale integration, the standard lithographic and 
etching techniques appear to be more favorable. 
We developed an optimized fabrication process using EBL, dry etching, anodization, and 
CMP planarization, which allows the preparation of small Josephson junctions starting 
from standard Nb/AlOx/Nb trilayers. By means of this process, high-quality junctions with 
dimensions below 100 nm × 100 nm can be fabricated with a high degree of 
reproducibility, enabling at least medium-scale integration. The process is partly based on 
previously published works.13, 15, 16 
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II.  SAMPLE FABRICATION 
 
Although modern optical lithography is able to create patterns below 100 nm, all layers are 
defined by EBL in our process. Particularly with regard to frequent layout changes for 
process development and low volume production, EBL is much more flexible as no 
expensive photomasks are needed. The fabrication process flow is shown in Fig. 1. 
Standard Nb/AlOx/Nb trilayers are deposited on oxidized three-inch silicon wafers. At first 
a Nb base layer, 150 nm in thickness, is deposited by dc-sputtering and covered by an rf-
sputtered Al layer 10 nm in thickness. The barrier is created by oxidation in pure O2 at a 
pressure of 500 Pa for 10 minutes at a temperature of about 20 °C. Thereupon the Nb 
counterelectrode, also 150 nm in thickness, is deposited. On top of the trilayer a thin SiO2 
layer, 100 nm in thickness, is deposited by plasma enhanced chemical vapor deposition 
(PECVD). This layer was found to improve the reproducibility of the first etching process 
and serves as a mask in a forthcoming anodization process. Using EBL and a two-layer 
polymethylmethacrylate (PMMA) resist, the mask for the first etching process is created 
by lift-off of a thermally evaporated Al layer, 30 nm in thickness. This Al mask defines the 
area of the Josephson junctions. The SiO2 layer and the Nb counterelectrode are patterned 
one after the other by reactive ion etching (RIE) in CHF3 and CF4. The etching parameters 
have been carefully optimized to ensure a good pattern transfer from the Al mask to the Nb 
counterelectrode with minimal size deviations. Usually a slight increase in area of the 
junctions compared with the mask is observed in our process. Since the CF4 RIE process 
does not etch Al, the AlOx/Al barrier and the Al mask layers are removed by a short Ar ion 
beam milling step. Then the wafer is anodized up to a voltage of 20 V, yielding a Nb2O5 
layer thickness of about 45 nm. This anodization step was found to decrease subgap 
leakage currents. Leakage currents were observed in several non-anodized samples and 
their magnitude was related to the etching parameters. They are probably induced by 
damage of the junction perimeter or by re-deposition of conductive material due to the 
etching process. The anodization also decreases the areas of the Josephson junctions14. By 
proper selection of the anodization voltage, the increase in area caused by the etching 
process can be compensated. 
By use of a second EBL process, now in combination with a negative tone resist, a mask 
for patterning the base electrode is defined. Then the Nb2O5/Nb layer is etched in an SF6 
RIE process. After removing the resist, a PECVD SiO2 layer of 500 nm thickness is 
deposited. This layer is planarized by CMP until the Nb counterelectrode is exposed at the 
surface. Since the optimum polishing time for each device on the wafer depends on the 
junction sizes and local pattern density, large dummy junctions are placed around the 
active junctions to ensure the same clearing time, independent of the size of the active 
junctions. Finally, after thorough Ar plasma cleaning of the samples, a 150 nm thick Nb 
wiring layer is deposited by sputtering and patterned by RIE in CF4 through a third, EBL-
defined Al mask. 
Using the described process, several wafers have been fabricated containing single electron 
transistors with different nominal junction areas Anom ranging from 80 nm × 80 nm to 
180 nm × 180 nm, arrays consisting of 50 small junctions in series and large junctions of 
3 µm × 3 µm size as a reference for the determination of the trilayer parameters. Fig. 2 
shows a micrograph of a typical transistor. 
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III.  MEASUREMENTS AND RESULTS 
 
Prior to their low-temperature investigation, the resistance of the samples was inspected at 
room temperature. Some samples were checked for their properties at T = 4.2 K by 
measuring the I-U characteristics in a liquid helium bath. On some wafers a considerable 
fraction of the transistors were found to be shorted, in marked contrast to good I-U curves 
for the junction arrays and the large junctions. These defects are probably due to static 
discharge and not to the fabrication process itself.16 
Selected chips were investigated in a dilution refrigerator at a base temperature of 
T = 25 mK. Electrical biasing and signal amplification were performed using symmetrical 
voltage (or current) bias and low-noise preamplifiers with all signal lines rf filtered by 
Thermocoax cable pieces 1 m long. A magnetic induction of several Tesla could be 
applied using a solenoid coil to quench the superconductivity of the samples. The main 
parameters of the transistor samples with junction sizes nominally ranging from 
80 nm × 80 nm to 150 nm × 150 nm are given in Table I. 
As a global inspection demonstrates (Fig. 3), the I-U curves of the samples in the 
superconducting state were found to be equal in shape, showing small subgap leakage and 
sharp onset of current at the gap voltage. The transistor’s gap voltage Ugap = 4∆ /e was 
determined from the maximum slope in the I-U curves (see the derivatives plot in Fig. 3b), 
where a slight dependence of Ugap on the junction area size appeared, i.e. Ugap = 5.3 meV 
for the smallest transistor and 5.5 meV for the largest one. The corresponding energy gap 
of ∆ ≈ 1.33 meV - 1.38 meV is typical for all trilayers fabricated in our lab and can be 
considered as a characteristic of the present Nb target, since this value was also found in 
larger junctions prepared with a different fabrication process. Table I also shows the 
nominal junction areas Anom, defined in the sample layout, in comparison with the 
experimentally evaluated values Aexp. The latter values were derived by comparing the 
normal-state resistance RΣ of the small double-junction samples with a large 3 µm x 3 µm 
reference junction. We found that Aexp was slightly larger than Anom (relative deviations 
10% – 15%) except for the smallest sample T1, where Aexp ≈ 70 nm × 70 nm appeared 20% 
smaller than Anom. These deviations can be attributed to a not completely optimized 
proximity effect correction in the EBL and possibly to size-dependent effects in the etching 
and anodization processes. 
I-U characteristics of the investigated transistors also show small supercurrent features at 
zero bias which are visible in Fig. 3. This feature is clearly seen as an antisymmetric 
current peak even in the smallest transistor (T1) whose I-U curve is zoomed in Fig. 4. 
Below we will first focus on this sample because it shows a periodic dependence of this 
feature on the gate voltage. The observed height of the supercurrent peak, shown in Fig. 4, 
i.e. Ip ≈ 60 pA, is much smaller than the Ambegaokar-Baratoff value of the Josephson 
critical current in individual junctions, which is equal to Ic = 28 nA.17 (Note that the 
measurement of this sample in another, four-terminal current biased configuration with 
ramping the bias current at a rate dIbias/dt ≈ 30 pA/s gave the value of switching current Isw 
close to Ip, i.e. Isw ≈ 0.15 nA, see Fig. 4). Taking into account a possible reduction of the 
transistor supercurrent due to the charging effect on the island (for the evaluated 
parameters EJ ≈ EC), the expected reduction of the critical current in this transistor can 
hardly result in a value smaller than 0.2Ic ≈ 6 nA (see, for example, the plot in Fig. 2a of 
Ref. 18). Therefore, a significant (about two orders of magnitude) suppression of the 
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supercurrent in this experiment can be attributed to a strong effect of noise. In this regime 
fluctuations of the Josephson phase across the transistor are very large, so the average 
(observable) supercurrent is suppressed dramatically. Similar behavior was observed in Al 
devices (see, for example, Refs. 19-22). The supercurrent peak shape is determined by the 
value and frequency dependence of the real part of the electromagnetic impedance of 
environment (including the self-capacitance of the Josephson element) in a wide frequency 
range as well as by the effective temperature. For the given voltage bias configuration the 
low-frequency impedance of the lines is about 1.6 kΩ, while at radio and microwave 
frequencies its value is of the order of 100 Ω. Small supercurrent peak magnitudes can be 
treated as a result of the regime of stochastic tunneling of individual Cooper pairs, which is 
described by the perturbation theory.23 This theory gives the values of the observable 
supercurrent proportional to the square of the Josephson coupling strength. In the case of 
transistors, such tunneling of pairs occurs through the double junction, so one can say that 
this is a Cooper pair cotunneling effect. The effective Josephson coupling strength of the 
transistor Etr(Vg) periodically depends on the gate voltage,18, 24 and for the ratio EJ/EC less 
than or about unity it takes a simple analytical form 25 
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where Cg is the gate capacitance. The dependence of the observable supercurrent on the 
gate voltage should in the given regime of operation mimic the dependence [Etr(Vg)]2. We 
tried the gate modulation of the transistor current in the superconducting state, voltage-
biasing the samples close to zero voltage corresponding to the maximum of the 
supercurrent peak. On the smallest transistor T1 we found a clear current modulation, 
showing the shape of a set of characteristic segments (see Fig. 5). The gate voltage period 
of 15 mV corresponded to e-periodic modulation, as a comparison with later measurements 
in the complete normal state showed (Fig. 6). Thus, because of poisoning of the island by 
quasiparticles the observed dependence was formed by the lowest segments of two 
e-shifted dependencies (in the island charge range from –e/2 to e/2) corresponding to even 
and odd parity states. The modulation amplitude was about 90 pA, corresponding to a 
peak-to-valley ratio of about 2. The dependence Eq.(1) gives the ratio 
Etr(CgVg = e)/Etr(CgVg = 0) = 4/3 that leads to a peak-to-valley ratio (4/3)2 ≈ 1.78. This 
value is close to the observed value of 2. Larger values of EJ/EC (or, in other words, 
smaller values of EC) should reduce the observed value of the peak-to-valley ratio because 
of a less pronounced charging effect (cf. Fig. 2a in Ref. 18). Therefore, the observed shape 
of the Vg dependence of the supercurrent (cf. Fig. 5) confirms our suggestion about Cooper 
pair tunneling in the presence of large fluctuations and indicates that the capacitance of the 
island is relatively small. So the charging energy of the transistor is not smaller than the 
Josephson coupling energy of individual junctions, i.e. EC ≥ EJ. This conclusion is in 
accordance with the parameters for transistor T1 given in Table I. Larger transistors (T2-
T4), although exhibiting respectively larger supercurrent peaks (see Fig. 6), did not show 
notable gate modulation of the supercurrent. 
Further, the subgap region of T1 showed a nearly linear current rise starting at about 
2.5 mV, i.e. at about half of the gap voltage of the transistor. Assuming an equal division 
of the voltage between the junctions it corresponds to a voltage across each junction equal 
to ∆/e ≈ 1.25 mV. Although this rise is small in comparison with the onset at U = 2∆/e, the 
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quasiparticle current in this voltage region is comparable with the supercurrent peak. The 
property of a noticeable increase in the quasiparticle current at ∆/e is characteristic for the 
low-temperature behavior of our tunnel junctions as well as some large Nb-based tunnel 
junctions fabricated in other labs (see, e.g., Ref. 26) and is likely related to a small number 
of intragap states in the superconducting Nb electrodes of the junctions. This rise in the 
quasiparticle current in individual junctions at U ≈ ∆/e leading in combination with a 
supercurrent branch to an N-shape non-linearity of the junctions seems to be the reason for 
an additional peak-like feature in the transistor characteristic observed at a voltage around 
1.5 mV (see the curve corresponding to the voltage biased mode in Fig. 4). Due to the 
negative-conductance branches of the non-linear I-U characteristics of individual junctions 
at such voltage bias the total voltage across the transistor, U = U1(I) + U2(I), is re-
distributed unequally between the junctions. Most of the bias voltage drops across one 
junction, say, junction 2, i.e. U2 ≈ U ≈ ∆/e, while only a small voltage is now applied to 
junction 1 which switches into the supercurrent regime, U1 « U. This stable voltage 
configuration is possible until an increase in total voltage U leads to an increase in both U1 
and U2 accompanied by a rise in the current. So, the tunneling of Cooper pairs across 
junction 1 is completed by the tunneling of quasiparticles across junction 2. The difference 
of this regime from the one established on the supercurrent peak is that the effective 
electromagnetic impedance of environment now includes the serially-connected high 
impedance of junction 2. As a result, the dependence of the transistor current on the bias 
voltage takes the shape of a peak with a height that is somewhat smaller than the height of 
the main supercurrent peak. It is remarkable that the top of this peak can be modulated by 
gate voltage (e-periodic modulation, not shown), demonstrating the regime of Josephson-
quasiparticle (JQP) cycles in this (rather narrow) voltage range.27 The observed depth of 
this modulation in comparison with that of the supercurrent peak was rather small. 
A similar peak-like behavior was observed in I-U characteristics of larger transistors, 
except for the JQP modulation of the current. Fig. 7 shows these features for transistors 
T1-T4 in one plot. One can see that the amplitude of the peak is steadily increased with the 
junction size. This is clearly related to the fact that the larger junctions having larger 
Josephson coupling energy can carry a larger supercurrent in this regime. The left wings of 
the peaks mimic the rise in the quasiparticle current in the transistor, which is reduced to 
one (having most of the voltage drop) junction. This is seen as an approximately two times 
larger differential conductance dI/dU on this wing than the one observed at two times 
larger voltage, at which the bias voltage drops equally on the junctions. On the contrary, 
the right wings of the peaks repeat the shape of the current drop on the right wings of the 
main supercurrent peak. At larger voltage behind the peak the voltage drop on junction 1 
increases towards equaling the individual voltage drops and both junctions predominantly 
conduct quasiparticles. 
We also investigated the two series arrays consisting of N = 50 junctions with 
Anom = 100 nm × 100 nm (sample 50T2) and 150 nm × 150 nm (sample 50T4), prepared on 
the same chip. Their I-U curves are shown in Fig. 8 and their main sample parameters are 
given in Table II. In contrast to the transistor samples the measured junction sizes Aexp here 
appeared two times larger than the nominal values Anom. This can probably be attributed to 
the proximity effect in the EBL, since the same electron dose was used for the exposure, 
but the environment of the junctions in the arrays is different compared to the transistors. 
Also, microloading effects in the RIE process cannot be excluded. 
The gap feature voltage of 131.3 mV measured on both arrays is consistent with the result 
obtained on the transistor samples, indicating that all junctions were in order, and 
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corresponds to 2∆ = 2.63 meV. The supercurrent through the arrays shows as a 
characteristic peak at low voltage. In the subgap range of the I-U characteristics we found 
remarkable oscillatory structures, fading out with increased voltage (Fig. 8 b). Period 
(1.26 mV to 1.27 mV) and shape of the current oscillations were similar for both arrays. 
Similar to double-junction samples we interpret the sequence of the observed current peaks 
as a result of the re-distribution of the bias voltage between the junctions of the arrays. For 
example, the first (after the supercurrent) peak corresponds to the main voltage drop ≥ ∆/e 
across one junction carrying quasiparticles, while the rest N-1 junctions with small 
individual voltage drops carry supercurrent (conduct Cooper pairs). That single junction 
plays the role of an additional environmental impedance connected in series with the bias 
line impedance. A further increase in voltage results in the switching of one more junction 
in the quasiparticle current regime, so the impedance of two junctions is now connected in 
series to the chain of N-2 junctions carrying supercurrent. Thus the second peak is 
positioned at a voltage which corresponds to the onset of the quasiparticle current in two 
junctions, and so forth. Note that a similar oscillating behavior was observed by Haviland 
et al. in long arrays of small Al junctions.28 The period of fading current oscillations in 
their experiment was close to 400 µV ≈ 2∆Al/e. Taking into account the fact that the 
quasiparticle-current onset in Al tunnel junctions starts only at the gap voltage 2∆Al/e one 
can understand the reason why the period of the current oscillations in Al arrays is 
determined by the double-gap voltage. 
After completing the sample characterization in the superconducting state we applied a 
magnetic field to drive the structures to the normal state. It showed that a magnetic 
inductance B = 8 T was necessary to fully quench the superconductivity in the Nb films. 
Total island capacitance values CΣ for the transistors were determined by using the 
standard method,29 i.e. by plotting (U−I dU/dI) vs. U, deriving the offset voltage Uoff and 
calculating CΣ = e/Uoff (Fig. 9). Values for CΣ ranging from 1.5 fF to 4 fF were found, 
depending on the junction sizes. Next, the single-junction capacitances were estimated 
according to CT ≈ 1/2 CΣ, taking into account that the gate capacitance contribution 
Cg ≈ 0.01 fF for all samples was negligible. 
A second, independent way to determine the junction capacitances is given by the 
Coulomb blockade thermometer (CBT) method.30 Here, the I-U characteristics are 
evaluated at higher temperature where the kBT competes with the charging energy. Under 
this condition the Coulomb blockade manifests as a bell-shaped dip in the voltage 
dependence of the differential conductance G = dI/dU around zero bias, as shown in 
Fig. 10. For the parameter u = 2((N-1)/N)(e2/2CT)/kBT (≈ 1 for our measurements at 
T = 1.2 K), the normalized depth of this dip is given by G0/GT ≈ 1 - 1/6 u + 1/60 u2 -
 1/630 u3, where GT is the conductance in the high voltage limit and N and CT are the 
number and capacitances of the junctions in the homogenous series array. Following this 
line we derived CT values for both array and transistor samples. Possible corrections due to 
rather low RT (especially for array 50T4) were checked and found to be negligible.31 We 
also fitted the normalized conductance curves with corresponding theory functions,30 
which yielded consistent CT and T values, as shown in Fig. 10 for the array samples. 
In Fig. 11 the junction capacitances for the array and transistor samples are plotted against 
the junction areas. It can be seen that for the transistor samples, where CT was obtained by 
the two independent methods (offset plot and CBT), both resulting values agree well 
within the experimental uncertainties, which again proves their soundness. In Fig. 11 it is 
striking that the dependence CT(Aexp) obeys a linear relation. We therefore fitted 
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CT(Aexp) = C0 + c Aexp to the data, yielding c = (59 ± 4) fF/µm2 and C0 = (0.43 ± 0.05) fF. 
The value of c ≈ 60 fF/µm2 for the specific junction capacitance is in good agreement with 
values found in literature for comparable junctions with similar current density,11, 32 e.g. 
Ref. 11 gives a value of c ≈ 60 fF/µm2 and Ref. 32 of c ≈ 50 fF/µm2. However, the data 
suggest that a large offset capacitance ≈ 0.4 fF dominates the total island capacitance at 
very small junction sizes (see dotted line in Fig. 11). Since this becomes a problem when 
aiming at a further reduction of CΣ, we looked for the origin of this offset capacitance, 
assuming that this adds up from two components: The first one is a parasitic capacitance 
appearing parallel to the junctions at their circumference, where the Nb2O5 layer with large 
dielectric constant (ε ≈ 29) is present. We estimated this effect using a simple plate-
capacitor model and found that, due to the small effective cross section of the Nb2O5 layer, 
this capacitance contribution is quite small (about 0.05 fF – 0.1 fF). The second and, in 
fact, dominant contribution is the stray capacitance CS between the island body and the 
surrounding source and drain electrodes. Since the geometry of the transistors is rather 
complex and not exactly known for the real samples (see Figs. 1 and 2, in particular the 
thickness of the dielectric layer after the CMP process is uncertain), an exact analysis of 
the island’s stray capacitances was not feasible. Therefore, we again applied a simple 
plate-capacitor model, plugging in the overlapping areas and the distance of island and 
electrodes. This estimate yielded CS ≈ 0.15 fF - 0.30 fF, which in sum with the Nb2O5 layer 
contribution approaches the offset capacitance C0 evaluated from the data fit. We conclude 
that elaborated changes in the layout of the samples will be necessary to reduce this stray 
capacitance considerably. 
 
 
IV.  CONCLUSION AND OUTLOOK 
 
Standard Nb/AlOx/Nb trilayers have been used to fabricate high-quality mesoscopic 
Josephson junction transistors and junction arrays. The smallest junction area achieved up 
to now is 70 nm × 70 nm, leading to a junction capacitance of 0.75 fF and complying with 
the desired relation between the Josephson coupling energy and the charging energy 
EJ ≈ EC = 55 µeV. The dependence of the total capacitance of the transistor island on the 
junction area shows quite a large parasitic capacitance of ≈ 0.4 fF, resulting primarily from 
the overlap between the transistor island and the drain/source electrodes. A reduction of 
this capacitance can be expected by a factor of about two by proper optimization of the 
layout and the thickness of the dielectric layer. Preliminary Nb etching tests in a modern 
etching system equipped with an inductively coupled plasma (ICP) source resulted in 
improved sub 100 nm patterns with a high degree of reproducibility. By using this process 
for the definition of the junction areas a further reduction of the junction size and improved 
run-to-run repeatability can be achieved. 
The parameters of the single Cooper pair transistors achieved in this paper are comparable 
with those typical of the charge-phase qubit samples in which the transistor is either 
connected to a larger readout junction4 or closed by a low-inductance superconducting 
loop.33 Therefore, our Nb transistors can be tested in a qubit-operation regime. Moreover, 
using Nb for the qubit element itself makes it, in principle, possible to implement on the 
same chip a Nb-based readout circuit like, e.g., a radio-frequency tank circuit or a balanced 
RSFQ comparator.34 One of the problems of realizing Nb-transistor-based qubits seems to 
be their imperfection with respect to the e-periodic behavior of the dc characteristics, 
indicating an appreciable effect of quasiparticle poisoning of the island. Further 
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investigations will be necessary for a better understanding and improvement of this 
property which may appreciably shorten the characteristic coherence times of the qubit. 
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Tables 
 
 
TABLE I: Parameters for the transistor samples investigated. RΣ is the normal-state 
resistance of the series double junction. Anom is the nominal junction area in the sample 
layout, while Aexp is calculated from the relation RΣ × Anom = 0.77 kΩ×µm2, measured on a 
large (3 µm × 3 µm) reference junction. The superconducting gap energy ∆ is obtained 
from the maximum slope in the I-U curves (Fig. 3b). CT is the capacitance of a single 
junction, averaged from the values derived from the voltage offset plot and from the CBT 
method (see text). The Josephson coupling energy EJ ≡ (h/4pie)Ic was calculated using the 
Ambegaokar-Baratoff relation Ic = (pi/2e)∆ /RT, with RT = RΣ/2 and RK = h/e2 ≈ 25.8 kΩ. 
EC = e2/2CΣ is the charging energy of the transistor island (CΣ ≈ 2CT). 
 
Transistor 
sample 
RΣ 
(kΩ) 
Anom 
(µm2) 
Aexp 
(µm2) 
2∆ 
(meV) 
CT 
(fF) 
EJ 
(meV) 
EC 
(meV) 
EJ / EC 
 
T1 152.4 0.0064 0.005 2.65 0.75 0.056 0.054 1.0 
T2 72.4 0.0100 0.011 2.70 1.1 0.120 0.036 3.3 
T3 52.7 0.0144 0.015 2.71 1.3 0.166 0.029 5.7 
T4 29.9 0.0225 0.026 2.75 1.9 0.297 0.021 14 
 
 
 
 
 
 
TABLE II: Parameters for the array samples investigated, consisting of 50 junctions in 
series. CT is the single junction capacitance, derived from the CBT method. ECsj = e2/2CT is 
the charging energy related to a single junction. All other parameters are defined and were 
obtained as explained in Table I. 
 
Array 
sample 
RΣ 
(kΩ) 
RΤ 
(kΩ) 
Anom 
(µm2) 
Aexp 
(µm2) 
2∆ 
(meV) 
CT 
(fF) 
EJ 
(meV) 
ECsj 
(meV) 
50T2 970 19.4 0.010 0.02 2.63 1.9 0.22 0.042 
50T4 490 9.8 0.023 0.04 2.63 2.7 0.43 0.029 
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(a)
(b)
(c)
(d)
(e)
(f)
NbSiO2 Nb O2 5 Al/AlOx
 
 
Fig. 1: Main process steps for the fabrication of a Nb/AlOx/Nb trilayer transistor. (a) Al 
etching mask on trilayer with SiO2 overlayer, (b) etching of SiO2 and top Nb layer, (c) 
removing of Al, anodization, etching of bottom Nb layer, (d) deposition of SiO2 layer, (e) 
CMP planarization, (f) deposition and etching of Nb wiring layer. 
 
 
 
 
 
 
 
 
Fig. 2: Scanning electron micrograph of a Nb/AlOx/Nb trilayer transistor. Drain, source 
and gate are buried in SiO2. 
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Fig. 3: I-U curves (a) and their derivatives (b) of transistor samples T1-T4, measured in the 
superconducting state. The peak maxima positions in the dI/dU curves were identified with 
the gap voltage Ugap = 4∆/e. A weak sample or junction size dependence of ∆ is apparent 
(see Table 1 for sample parameters). 
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Fig. 4: I-U curves of transistor T1 in the superconducting state, measured in two-terminal 
mode, voltage biased through lines with a total resistance of 1.6 kΩ (solid), and in four-
terminal configuration, current biased through a 100 MΩ resistor (dashed). The latter 
configuration exhibits the typical hysteretic characteristic with a switching current of about 
150 pA. 
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Fig. 5: Gate voltage modulation of the current through the smallest transistor (T1) in the 
superconducting state (B = 0 T), voltage biased at 140 µV (i.e. on the “supercurrent peak”). 
Dotted lines are theory fits Ip ~ [Etr(Vg)]2 according to equation (1). 
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Fig. 6: Current modulation characteristics for transistor samples with the smallest (T1) and 
the largest (T4) junctions in the normal state (B = 8 T, T = 30 mK), voltage biased at their 
working points of maximum modulation amplitude (top panel). The bottom panel shows 
voltage modulation curves of T1, measured at small bias current I = ± 20 pA. 
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Fig. 7: Subgap regions of the I-U curves measured on the superconducting transistor 
samples T1-T4 (voltage biased mode). 
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Fig. 8: I-U characteristics of two differently sized series array samples, each consisting of 
50 junctions, in the superconducting state (a). The blowup of the subgap region (b) shows 
oscillatory structures, fading out with increased voltage. 
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Fig. 9: Offset plot for the transistor samples T1-T4 in the completely normal state. Offset 
voltages Uoff were determined from the extrapolation of the linear branches to zero voltage 
(dotted lines), and resulting values CΣ = e/Uoff are given. 
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Fig. 10: Plot of the normalized conductance G/GT(U), measured for both array samples at 
T = 1.2 K (crosses). Junction capacitances CT = 1.9 fF (for sample 50T2) and 2.7 fF (50T4) 
were calculated from G0/GT by the CBT formula (see text). Theory fits to the data, shown 
as lines, yielded CT = 1.8 fF (50T2) and CT = 2.9 fF (50T4). 
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Fig. 11: Junction capacitances CT vs. junctions areas Aexp for the transistor samples (labeled 
T1-T4) and for the array samples (50T2 and 50T4). For the transistors both data derived 
from the offset plot method (triangles) and from the CBT method (circles) are shown and 
coincide well. All data were fitted by the relation CT(Aexp) = Aexp × 59 fF/µm2 + 0.43 fF 
(line). 
 
